ABSTRACT Fronthaul networks are leveraging communication links between the remote radio heads and baseband units in cloud radio access networks, and common public radio interface (CPRI) is an interface to carry time-sensitive traffic over the fronthaul. For the fronthaul networks which impose stringent bandwidth, latency, and jitter requirements, Ethernet can be a cost-effective solution to carry the CPRI traffic. However, Ethernet networks have limitations to transport the multiple CPRI streams simultaneously and satisfy the strict service requirements due to the accumulation of unavoidable intrinsic delays at switches. To address these issues, this paper evaluates the impact of intrinsic delay on the performance of CPRI over Ethernet (CoE) networks with experimental results and proposes a virtual local area network-based CoE network architecture along with two transport algorithms to carry the multiple CPRI streams over Ethernet despite the intrinsic delays. We confirmed with computer simulations that with the proposed techniques, the end-to-end delays and jitter for a number of CPRI streams within the acceptable range of fronthaul requirements can be achieved.
I. INTRODUCTION
In recent years, the exponential proliferation of smart devices and time sensitive services has imposed imminent challenges on wireless cellular networks to provide high data rates and low latencies with efficient spectral and energy efficiencies [1] . Currently, the telecom sector is developing a network architecture for envisioned 5G cellular systems. Cloud radio access networks (C-RANs) are emerging mobile communication architectures designed to support the high data rates in a cost-efficient manner and expected to provide low latencies, high flexibilities, spectral efficiencies and low power consumptions [2] , [3] to comply with the 5G requirements [4] . In conventional RAN architecture, the baseband processing and radio functions are co-located inside a base station (BS) at a cell site, while in C-RANs, base station functionalities are separated from the cell site and distributed between the RRHs (remote radio heads) and BBU (baseband unit) pool which are located far away from each other. The baseband processing functions are relocated and virtualized into the BBU pool at a central cloud [5] . The RRH comprises low power antennas and carries all the radio frequency (RF) functions as required for signal radiation at a cell site. They perform amplification, analog to digital conversion of radio signals and forward the digitized radio signals to a central BBU pool, where the received signals are processed on a large scale and cloud resources are dynamically allocated on demands. The flexible allocation of computing resources across all RRHs and central processing of radio signals at the BBU pool improves statistical multiplexing gains and simplify the maintenance of cellular networks. Furthermore, C-RAN architecture enables the deployment of a large number of RRHs at low interferences by adopting the coordinated multipoint techniques like CoMP [6] which reduces the numbers of BSs requirement at the cell sites as a result, operational and capital expenditures reduce in such networks [7] .
Despite the potential advantages of C-RAN architecture, a high-speed communication link between the RRHs and BBU pool, known as fronthaul is a key constraint in the practical deployment of C-RANs. A typical approach for implementing the fronthaul networks is centralized architecture or a higher-level functional split [8] in which functions of the physical, data link and network layers are moved at the BBU pool (or central unit) and only the RF functions are integrated in RRHs (or distributed unit) [9] . This approach delivers the high multiplexing gains, efficient COMP implementation opportunities and cost benefits but imposes stringent end-to-end (e2e) delays, jitter and capacity requirements on the fronthaul link. CPRI (common public radio interface) [10] is proposed as a transport protocol to carries the bidirectional digitized IQ (in-phase and quadrature) samples of baseband signals in high-level functional splits [11] . CPRI based fronthaul networks require high optical capacity, typically 10 times of original wireless rates due to continuous transmission of IQ data, and large numbers of optical links between the densely deployed RRHs and BBU pool, which significantly increase the capital and operational expenses of the fronthaul networks [12] , [13] . Thus, the ultra-expensive unleveraged optical fronthaul networks lead to an investigation of alternative transportation technologies and consequently, CPRI over Ethernet (CoE) [14] networks get attention due to cost-efficiency, support to virtualization techniques and OAM (operations, administration, and management) capabilities [15] . Nevertheless, complying the stringent QoS (quality of service) requirements of CPRI are challenging for capacity-constraint Ethernet networks due to the accumulation of unavoidable intrinsic delays at Ethernet switches which limits the number of CPRI flows in the network [16] . Our study implemented an experimental testbed for evaluating the impact of intrinsic delays on the QoS parameters of CoE networks and propose a VLAN (virtual local area network) based CoE network architecture along with two transport algorithms which maximizes the simultaneous aggregation of CPRI streams by adequately utilizing the scarce bandwidth resources while retaining the QoS parameters within the fronthaul limits.
The rest of the paper is organized as follows. Work related to CoE is summarized in Section II. Section III provides an overview and QoS requirements of CoE networks. Section IV evaluates the performance of CoE systems with experimental results. Section V introduces the proposed network architecture and transport algorithms. Results of the proposed techniques are presented in Section VI and conclusion is provided in Section VII.
II. RELATED WORK
Fronthaul segment is an indispensable part of the future 5G cloud radio access networks and thus research on Ethernet based fronthaul systems is gaining momentum. Currently, IEEE 1914.3 [17] and IEEE P802.1CM [18] are developing the procedure and profiles for carrying multiple traffic streams over the Ethernet-based fronthaul networks. These standards defined the radio over Ethernet encapsulation techniques and introduce a synchronization scheme on top of packet-switched Ethernet networks for achieving the high multiplexing gains and throughputs. However, explicitly no transmission mechanism has been defined in these standards to alleviate the end-to-end latencies and jitter in Ethernet based fronthaul networks.
The performance of CoE networks is evaluated by Wan and Smith [19] in which frame preemption [20] and traffic scheduling [21] enhancements have been implemented to carry the CPRI traffic over Ethernet. This study shows that by using these enhancements, the end-to-end latencies and jitter in some cases can be minimized to few microseconds but persistent performance is not guaranteed and requires the advanced scheduling algorithms. The effects of various queuing regimes such as strict priority and weighted roundrobin (WRR) on inter-arrival delays of CoE traffic streams are investigated in [22] . Strict priority is proposed as a suitable solution for TSN (time sensitive networking), but effective time sensitive traffic is not guaranteed due to high delays among the adjacent packets. This study suggested the WRR as an appropriate option to balance and distribute the available capacity among fronthaul traffic streams, but end-to-end delay increases as the payload sizes and background traffic load increases which makes this technique less effective for CoE networks.
A recent study [23] implemented the CoE networks by performing experiments on the FPGA's based testbeds and evaluated the encapsulation delays and maximum distances supported by the various CPRI line rates. This study proposes a scheduling algorithm (i.e. C-FIT) based on [19] and [21] to transport the multiple CPRI streams in a single switching network. The simulation result shows that a tolerable jitter level can be achieved at low values of LER (load to Ethernet ratio) and jitter becomes high at LER values larger than 0.35. The LER is defined as the ratio between the sum of CPRI line rates, Ethernet bandwidth and jitter that is estimated at the radio equipment controller. The LER values less than 0.35 correspond to the low CPRI line rates and fewer input combinations. Performance of the networks degrades further when incoming CPRI line rates are non-multiples of each other. For instance, CPRI line rate option 3 is a perfectmultiple of CPRI option 2. The option 2 is a perfect-multiple of option 1 but option 4 is a non-multiple of option 3. Likewise, CPRI option 5 is a perfect-multiple of options 1, 2 and 3, but non-multiple of option 4, and so on as presented in Table I . When any combination of such non-multiple flows is multiplexed with the proposed algorithm then jitter fluctuations become intolerable, because C-FIT allocates the outgoing timeslots based on the line rates and thus, non-conflicting timeslots are assigned only to those flows which are perfect multiples of each other whereas, a large number of conflicting slots are allocated to the non-multiple flows as a result, congestion increases and ultimately e2e delays and jitter. Further, jitter evaluation is based on a single switching network with an assumption of fair amount of serialization delays, whereas the numbers of hops and indeterministic intrinsic delays have a significant impact on the QoS parameters of a network [24] especially in CoE networks [16] as discussed in section II (B). Thus, for commercial deployment of Ethernetbased fronthaul networks, an exhaustive transport mechanism to aggregates and simultaneously transmits the multiple CPRI flows over Ethernet is essential and still required, which can perform persistently for low, high, multiple and non-multiple CPRI line rates as well as efficiently allocates the limited bandwidth among various traffic flows and alleviates the impact of intrinsic delays in multi-hop fronthaul networks while satisfying the latency and jitter requirements.
III. CPRI OVER ETHERNET NETWORKS A. CONCEPT AND PARAMETERS
CPRI is a packet-based constant-bit-rate protocol developed to transport the digitized IQ samples between the RRHs and BBU pool. It supports line rates or data rates from 614.4 Mbps to 24.3302 Gbps. A line rate defines the numbers of basic frames or IQ data samples a fronthaul link can transport between the RRHs and BBU pool. A basic frame of CPRI option 1 carries the 15 IQ data bytes [11] which increase linearly with the CPRI line rates as shown in Table I . CPRI basic frames are encapsulated in Ethernet payload before transmitting over the fronthaul link. Our study employed the size-based structure-agnostic encapsulation [25] in which CPRI frames are assembled in an Ethernet payload until the desired payload size is achieved being unaware of received frame formats and data. Based on the size-based mapping, we computed the CPRI basic frames for an Ethernet payload as a product of basic frame duration (i.e. 260.14 ns), numbers of basic frames and the considered CPRI line rates. The maximum numbers of basic frames of CPRI line rates that can be mapped on Ethernet payload of 256 bytes, 512 bytes and 1024 bytes are presented in Table I .
B. DELAY AND JITTER REQUIREMENTS
CPRI imposes stringent delays, jitter and throughput requirements on the fronthaul link to transport the IQ traffic between the RRHs and BBU pool. For instance, a traditional 20 MHz LTE system with 2×2 MIMO configurations, 3 sector base station, 8B/10B line encoding and at CPRI option 3, requires the throughput of 2.457 Gbps, which increases linearly with the CPRI line rates and antenna configurations [8] . To achieve the throughput of 10 Gbps as required in the fronthaul networks, CPRI is expected to maintain the maximum endto-end delays less than 100-250 µs [9] , [19] , jitter within 65-100 ns [19] , [23] and BER (bit error rate) less than 10 −12 [10] , [19] , otherwise performance of the networks degrades significantly.
In Ethernet networks, during the transmission of CPRI flows from the RRHs to the BBU pool, unavoidable intrinsic delays such as processing, queuing, encapsulation, transmission and propagation delays are introduced and accumulated as shown in Fig. 1 . Studies [24] and [26] show that the intrinsic delays especially the queuing delays in timesensitive Ethernet networks cause delays in milliseconds and jitter up to tens of microseconds per switch which make the Ethernet networks unsuitable to carry the CPRI traffic streams due to stringent QoS requirements of fronthaul. Therefore, a generic solution for successful implementation of fronthaul networks cannot be realized without precisely evaluating and mitigating the delays and jitter in CoE systems. In the proposed work, the end-to-end delays incurred by CoE packets at a switch are computed from Equation (1).
The intrinsic delay such as the queuing delay D Que is indeterministic in a network and vary depending on the packet length, data rate, priority, and pre-existing packets in the queue based on the traffic load. The queuing delay introduces when there is a contention at input or output ports of a switch. Busty and random traffic as in the case of fronthaul causes longer queuing delays and high delay variations. The encapsulation delay D Encp is indeterministic and arises at CoE mappers and switches during the mapping of basic frames in Ethernet payloads. The encapsulation delay in CoE varies as a function of packet sizes and CPRI line rates. Processing delay D Proc is indeterministic in a network and depends on the processing speed of the switch. It is an amount of time the switch needs to process a packet completely for routing. Transmission delays D Trans is a static value and depend on the packet sizes and capacity of the link. Propagation delay D Prop is also a static value and depends on the length of the link -5 µs per km.
The jitter in a CoE flow is defined as a difference between the highest inter-packet delay and the lowest inter-packet delay and proportional to the delay variations incurred by the packets of the flow. Jitter should be as low as 65 ns for CoE networks while maintaining the e2e delays within the limits [23] . In the next section, the effect of intrinsic delays on QoS parameters (e2e delays and jitter) of CoE systems are analyzed with experimental results.
IV. EVALUATION OF CPRI OVER ETHERNET SYSTEMS A. CoE IMPLEMENTATION
The testbed configuration depicted in Fig. 2 is to measure and analyze the delays and jitter incurred by CPRI flows 
TABLE 2. Delays and jitter in CoE networks
while traveling over the 10 Gigabit Ethernet (GE) fronthaul link. The topology consists of two CoE mappers implemented with Xilinx Virtex-7 FPGA chips which are performing the CPRI over Ethernet mapping using the structure-agnostic size based encapsulation, two Fujitsu TSN switches which are forwarding the CoE frames over the packet switched network (PSN), four 10-GE SFP + (small form-factor pluggable +) for Gigabit interface, and two CPRI SFP transceivers.
The considered BBU pool is equipped with a high precision clock having the time source in form of the global positioning system (GPS), supported by SyncE (synchronous Ethernet) and IEEE 1588 precision time protocol (PTP) version 2 [27] , as required in traditional BBU configurations for network synchronizations [28] . The TSN switches take 10 MHz clock distribution and 1 PPS (pulse per second) input from 1588 master clock directly and propagate it to the CoEMapper slave ports via FMC XM 105 debugging chip. The incoming CPRI flows are encapsulated in different Ethernet payload sizes and then resulting CoE packets are transmitted over the fronthaul link. Finally, the e2e delays and jitter are measured using a CPRI tester [29] .
B. RESULTS AND DISCUSSIONS
For the configuration of CoE networks in Fig. 2 , the propagation delay is computed to be 50 µs and transmission delays for launching the packets of a payload size of 256 bytes, 512 bytes, and 1024 bytes are calculated as 0.21 µs, 0.40 µs, and 0.81 µs, respectively. The indeterministic delays measured experimentally for CPRI line rates and Ethernet payload sizes are presented in Table II and III while maintaining the BER less than 10 −12 .
The result in Table II shows that the processing delay and encapsulation delay have a direct relation to the CoE packet sizes and inverse to the CPRI line rates. In CoE systems, the processing delays of large packets are high because large packets require a longer time to be serialized out of switch ports which increases the store and forwarding time of large packets at the switches. Whereas, processing delay decreases at high line rates because of the fast packet forwarding mechanism at high data rates. The encapsulation delay also increases with the increase of packet size because a larger packet requires more time to fill up with CPRI basic frames as compared to a smaller packet that gets filled in a shorter time. It can be observed that at a high CPRI line rate, packets take less time in encapsulation and yields a relatively small encapsulation delay because a low line rate needs more time to fill up the same payload size that gets filled in lesser time at a high line rate. The e2e delays are calculated from Equation (1) and depend on the encapsulation, processing, transmission, and propagation delays. Results in Table II show that e2e delays are in acceptable range (i.e. less than 100 µs) while the jitter is intolerable (i.e. greater than 65 ns) and varies from 110 ns to 290 ns.
In the considered topology, we integrated the packet queuing at switches to evaluate the impact of queuing delays on the performance of CoE networks. The result in Table III shows that the queuing delay reduces at the increase of both packet sizes and CPRI line rates. In a transmission of small size packets, a large number of packets arrive at ingress queues of the switch in a certain time period and transmitted after relatively longer buffering periods as compared to large packets arrive in less numbers in the same time interval and VOLUME 6, 2018 transmitted after shorter waiting times that results in reduced queuing delays for larger packets. The queuing delay reduces at high line rates due to fast processing and forwarding of CoE packets at high data rates. Switching delay is defined as the sum of encapsulation and processing delays. The switching delays are higher for large packet sizes and smaller at high line rates. Results in Table III show that the queuing delays at switches increase the e2e delays (but still less than 100 µs) and prove effective in reducing the delay variations which results in jitter within the limits (i.e. less than 65 ns).
The result shows that individual CPRI flows can travel over Ethernet by complying the fronthaul delay requirements and jitter can be reduced by integrating the queues but C-RAN architectures are expected to connect several RRHs with BBU pool to improve the multiplexing gains and virtualization of resources [17] . In the transmissions of multiple CPRI streams over a single link, the existing contention and congestion avoidance mechanisms at switches cause packets to depart at highly variable times ranging from microseconds to milliseconds. This is because of intractable encapsulation and processing delays [26] especially due to queuing delays [30] which causes intolerable jitter in CoE networks. Thus, integration of packet queuing can be effective only for individual CPRI flows, and for transmission of multiple CPRI streams simultaneously, advanced transport techniques are required to alleviate the e2e delays and jitter due to the intrinsic delays.
Recently proposed quality of service aware transmission techniques for CPRI traffic such as WRR (weighted roundrobin) [22] , benchmark FAT (first available time slot) and C-FIT (comb-fitting) [23] could not guarantee the strict QoS at the output of switches. The WRR is suitable for giving priority to a specific flow and yields high delays for other flows. The benchmark FAT algorithm allocates the timeslots based on the FIFO (first in, first out) scheme, independent of flow's data rate which also causes high jitter due to nondeterministic queuing delays. The C-FIT algorithm allocates the timeslots based on the data rates but unable to retain the jitter within the acceptable range under high traffic load conditions due to congestion and queuing delays.
The latencies at switches are unavoidable and eradicable due to intrinsic delays but manageable once the values of non-deterministic intrinsic delays are constant, known or predictable [19] . This can be achieved by delaying the packets at switches and transmitting them only at predetermined conflict-free timeslots. This approach ensures the constant and predictable delay variations among the adjacent packets of the flows and mitigates the impact of intractable intrinsic delays. The experimental results provided the details of expected intrinsic delays in CoE networks which we utilized to design a transport mechanism to carry the multiple CPRI steams simultaneously over Ethernet-based fronthaul networks at guaranteed minimized delays and jitter values as discussed in next section.
V. PROPOSED TRANSPORT SCHEMES FOR CoE
Delays and jitter are critical QoS parameters of fronthaul networks and a value of either parameter greater than a certain level could be undesirable to transport the time-sensitive CPRI traffic. In order to manage the delays and jitter in CoE networks, this section introduces a VLAN-based fronthaul architecture, a CDJM (conflicts, delay and jitter management) algorithm, and a buffering mechanism with forwarding (BMF) algorithm.
The CDJM algorithm arranges the CoE packets by resolving the conflicts, ensures the constant inter-packet delay, aggregate and periodically transmits the packets on Ethernet link according to pre-calculated timing values, while the BMF algorithm retains the constant delay among consecutive packets despite the addition of high intrinsic delays. A VLAN based architecture eliminates the need of deploying CDJM algorithms at all intermediate switches and prevents the accumulation of more intrinsic delays. This architecture enables the intermediate switches to simply filter and forwards the already scheduled flows on a particular VLAN at high data rates. The VLANs avoid the overburdening of intermediate switches and eradicate the need of performing rescheduling at intermediate switches. Consequently, with the VLAN architecture, the traffic of several RRH's clusters can be processed and transported concurrently towards a central BBU pool by avoiding the accumulation of any further intrinsic delay at intermediate switches.
The proposed architecture is divided into three network segments as shown in Fig. 3 . The first network segment consists of TSN switches and clusters of dynamically distributed RRHs. CPRI allows dynamic reconfiguration of line rates based on antenna configurations and traffic requirements [11] . Different RRHs can support different CPRI line rates but a single RRH can be configured to support one CPRI line rate at a time. It implies that there is a continuous packet stream per RRH link or per line rate, where the line rate corresponds to the channel bandwidth over which IQ samples will be transported to/from the RRH. In this study, we assumed that the RRH can generate traffic of one of the CPRI line rates from option 1 to 9. We also assumed that the CDJM algorithm is familiar with the line rates of connected RRHs and Ethernet payload sizes while the incoming CPRI flows are synchronized at the ingress ports of the switch.
The TSN switches (i.e. SW-1, SW-2, and SW-3 in Fig. 3 ) aggregate and schedule the incoming traffic flows of each cluster using the CDJM algorithm. The second network segment consists of a TSN switch (i.e. SW-A) that supports the VLANs standard [31] and trunks incoming scheduled flows. The third network segment consists of a TSN switch (i.e. SW-B) and BBU pool. The TSN switch buffers and forwards the incoming CoE packets to the BBU pool using the BMF algorithm. Finally, the end-to-end delays and jitter are measured at the BBU pool. It is assumed that the proposed algorithms can be programmed in the Ethernet-switches using the virtualization techniques such as SDNs (software-defined networks) and OpenFlow switches [32] . Consequently, without any hardware up-gradations, an efficient CoE based fronthaul network can be realized by just controlling and managing the TSN switches.
A. CDJM ALGORITHM
The proposed CDJM algorithm can be employed in the first segment switches to handle the incoming CPRI flows from the RRHs. The first segment switches individually perform the aggregation and adjust the transmission times of CoE packets (TTCP) of k-th flow using Equation (3), where k is the numbers of incoming CPRI flows per switch. The TTCP values assure a constant delay among the consecutive packets of a flow and resolve the conflicts between packets of various flows. CoE packets are transmitted in fixed timeslots from the switch based on the TTCP values. The length of a timeslot is calculated from Equation (2), which is a linear function of packets transmission time of a flow over link [19] . Where the factor α is flexible and adjustable to compensate the switching delays, a large value of α causes low bandwidth efficiency but increases the numbers of CPRI basic packets per CoE payload. The large CoE payload results in large queuing delays at switches due to an increase of TTCP values. Therefore, an appropriate selection is required to adjust the size of the timeslot (LTS) to maintain the queuing delays within the limits and transmit the numbers of CPRI packets within a payload to reduce the traffic load over the link. In Equation (2), the CoE packet size (CPS) is an outgoing Ethernet payload size in bytes, the channel data rate (CDR) is Ethernet data rate in bits per second, and LTS is the size of a timeslot in microseconds. The TTCPs in Equation (3) are used to calculate the inter-packet delays of various flows and measured in microseconds.
Length of a Time Slot (LTS)
Transmission Time of CoE Packets (TTCP flowk )
The key functions of the proposed CDJM algorithm include the ability to precisely allocate timeslots to packets of various flows depending upon the corresponding CPRI line rate, Ethernet payload size and link bandwidth. The CPRI flows are conceptually numbered in the order of a CPRI line rate that is, the flow of the highest CPRI data rate is considered to be the first flow and so on. The CoE VOLUME 6, 2018 packets are not immediately transmitted from the switches but first, transmission times for packets of a flow are estimated and then packets are transmitted in fixed timeslots to retain the constant inter-packet delays. The timeslots allocation is performed in such a way that a CoE packet of the first flow takes the first available slot and slots for the rest of incoming packets of the same flow are adjusted in a multiple of TTCP values, and this step is repeated for all flows. The TTCP value of n-th flow is twice that of the (n-1)-th flow with the first flow's value obtained from Equation (3). With such allocations, delay variations among adjacent packets at the output of a switch become synchronized to the delay variations of CPRI packets arriving at the input of a switch as well as constantly delayed timeslots are allocated to all packets of flows. This approach permits the switches to schedule the low, high, multiples and non-multiples CPRI line rates at constant and tractable inter-packet delay values which result in persistent and guaranteed QoS for CPRI line rates. At the beginning of a transmission, once the algorithm calculates the LTS and TTCP values for all flows then without any further computations, it can continuously forward the CoE packets until the CPRI line rates or channel data rates are modified. For forwarding the CoE packets of every fourth flow it uses the TTCP value of third flow i.e. for TTCP flow4 it uses the value of TTCP flow3 and repeats from 1 to 4 when the numbers of incoming flows are more than four.
A complete procedure of aggregation, allocation of conflict-free time slots and transmission of CPRI flows based on the CDJM algorithm is shown in Fig. 4 . The example in Fig. 4 (a) shows four CPRI flows which are concurrently arriving at the inputs of a switch, each flow has constant inter-packet delay variations (i.e. t2, t4, t8, t16) that remain same throughout the transmissions due to constant-bit rates of CPRI flows, where t1 equals to the transmission time of a slot in microseconds (i.e. t1 = LTS), t2 is twice of t1 and so on. The example in Fig. 4 (b) shows the output of a switch based on the benchmark FAT scheme which is traditionally used to forward the multiple traffic streams in TSNs [23] . The output of this switch shows the unpredictable delay variations among the adjacent packets of different flows and intolerable jitter. For this example, suppose the length of a timeslot equals to 1.2 µs (t1), then worst jitter in flow 1 is 3.6 µs (t3 = t4 -t1), that is, the difference between the highest inter-packet delay 4.8 µs (t4) and the lowest inter-packet delay 1.2 µs (t1). In analogy to this, flows 2 and 3 have the worst jitter of 2.4 µs (t2 = t5 -t3) and 1.2 µs (t1 = t8 -t7) respectively, which would be more random and unpredictable at high traffic loads. The example in Fig. 4 (c) shows the output of a switch based on the proposed CDJM algorithm. It can be seen that the delay variations among CoE packets of all flows are constant and predictable as well as no conflicting timeslots are assigned to any packet which results in zero jitters among the flows. Further, CDJM algorithm fully utilized the available timeslots to reduce the bandwidth wastage of capacity-constraint fronthaul link.
The aggregation of CPRI flows per switch can be increased by reducing the size of CoE packets which ultimately reduces the slot sizes and TTCP values based on Equations (2) and (3). The small slot sizes increase the multiplexing gains and allow CoE packets to depart more frequently from the switch queues due to smaller TTCP values but reduce the CPRI packets per Ethernet payload. Hence, there is a tradeoff between the numbers of CPRI flows which a switch can multiplex and numbers of CPRI packets which an Ethernet payload can carry over the link.
B. BMF ALGORITHM
After the proper slot assignments of packets at the first network segment in the proposed architecture, the first segment switches periodically transmit the constantly delayed CoE packets towards the second segment switch. The second segment switch (e.g. SW-A in Fig. 3 ) simply forwards these packets on VLANs to maintain a congestion-free and jitterfree dedicated route for CoE packets. Although CoE packets are properly scheduled at the first segment of the network and arriving in deterministic timeslots at the input of second segment switches, some intrinsic delays alike real networks are added as packet travel through the second segment switches (e.g. SW-A), which disturbs the original inter-packet delay variations and causes jitter. To reduce such delay variation caused by non-deterministic intrinsic delays at inter-mediate switches, a dejitter buffer and a forwarding (BMF) algorithm is programmed at the third segment switches (e.g. SW-B in Fig. 3) . A proper buffering duration for arrived packets is calculated and adjusted, based on the transmission time of buffered packets (TTBP) using Equation (4). The buffered packets are transmitted in fixed timeslots having inter-packet delays equal to TTBP values. The factor β in Equation (4) is adjusted to retains the inter-packet delays as same as utilized at the time of packets scheduling at the first segment switches.
A complete procedure of the BMF algorithm to mitigate the delay variations due to intrinsic delays is illustrated in Fig. 5 . The example in Fig. 5 (a) shows the output of a first segment switch (SW-1) using the CDJM algorithm. First segment switch is forwarding the CoE packets towards a second segment switch by maintaining the constant inter-packet delays i.e. 2.4 µs, 4.8 µs and 9.6 µs for flow 1, 2 and 3 respectively. Fig. 5 (b) shows the output of a second segment switch (SW-A) which is forwarding the incoming scheduled packets to the third segment switch after accumulating the unpredictable intrinsic delays among the CoE packets. The addition of intrinsic delays causes the delay variations and jitter. 5 (b) shows the intolerable jitter in flow 1 and 2 that equals to 2.6 µs (4.2 µs -1.6 µs) and 2.2 µs (7.9 µs -5.7 µs) respectively. Fig. 5 (c) shows the output of a third segment switch (SW-B) where BMF algorithm is running and readjusting the delay variations to the constant and tolerable range before forwarding the CoE packets to the BBU pool. It can be seen that the BMF algorithm eliminated the delay variations by managing the transmission times of packets at buffers which would ensure the jitter-free CPRI flows transmission in the multi-hop CoE networks.
VI. PERFORMANCE EVALUATION OF TRANSPORT SCHEMES
This section presents the performance results of the proposed transport techniques in term of e2e delays and jitter which are evaluated with the MATLAB. The proposed scheduling algorithm CDJM is also compared with the recently proposed C-FIT algorithm [23] . Fig. 6 shows the performance of the CDJM and C-FIT algorithms under different traffic loads. Traffic load is defined as a ratio between the sum of aggregated CPRI line rates, channel data rate and estimated jitter. Over 1000 input combinations are generated by selecting the CPRI line rates randomly from option 1 to 9, and up to three flows per switch are aggregated and transmitted over an Ethernet link of 10 Gbps by using the CoE packet size of 1000 bytes.
The result shows that C-FIT performs well as long as the numbers of incoming flows are few and line rates are low. At high traffic loads, the C-FIT produces the high jitter among CoE packets which is unacceptable to transport the jittersensitive CPRI traffic in fronthaul networks. The CDJM algorithm performs persistently and maintains the jitter within the fronthaul limits even at high traffic loads. This is because the CDJM algorithm allocates the transmission timeslots in a multiple of TTCP values rather than only based on the line rates like C-FIT. Timeslots allocation based on the line rates causes assignment of conflicting slots at high traffic loads especially when flows are non-multiples of each other. The conflicting timeslots increase the congestions and as a result, jitter increases among CPRI flows. Whereas, packets scheduling based on multiples of TTCP values retains the constant inter-packet delays throughout the transmissions which guaranteed the constant delay variations and jitter among flows even at high traffic loads.
To realize the impact of intrinsic delays on the jitter performance of CoE networks using the CDJM and BMF algorithms, low and high random intrinsic delays are added among the packets as they travel through the intermediate switches of the network. Four cases are considered to evaluate the jitter: in case 1, jitter is evaluated without adding the intrinsic delays, employing only the CDJM algorithm without the BMF mechanism. In case 2, a low delay from 0.1 µs to 1 µs is added among the scheduled CoE packets at a second segment switch (e.g. SW-A in Fig. 3 ) and jitter is evaluated using only the CDJM algorithm without the BMF. In case 3, a high intrinsic delay is added randomly from 8 µs to 10 µs which represent the possible switching and queuing delays in CoE networks as experimentally estimated in section IV. In this case, jitter is evaluated using only the CDJM algorithm without the BMF. In case 4, a high intrinsic delay is added and jitter is evaluated with the CDJM and BMF algorithms. The BMF algorithm is programmed in third segment switch (i.e. SW-B in Fig. 3 ) which has a 12 kB de-jitter buffer for each flow. In each case, randomly up to four flows from CPRI option 1 to 9 are simultaneously aggregated and transmitted towards the BBU pool over a 10 Gbps link by using the fixedsize CoE packets of 1000 bytes. Fig. 7 shows the jitter performance of the proposed CDJM algorithm with and without the BMF and intrinsic delays. The result shows that without intrinsic delays in case 1, CDJM even without the BMF mechanism minimized the jitter almost nearer to zero, which exhibits the effectiveness of CDJM to accurately assign the conflict-free timeslots and maintains the constant delays throughout the transmissions. Fig.7 shows that in case 2, jitter increases to an unacceptable value even at the addition of small intrinsic delays and in case 3, jitter exceeds beyond 7000 ns at the addition of high intrinsic delays. It can be concluded that the scheduling algorithms can be effective only when intrinsic delays are assumed zero because even small networking delays can severely affect the jitter in such networks and make Ethernet unsuitable to carry CPRI traffic. However, in case 4, as depicted in Fig. 7 , when CDJM algorithm is coupled with the BMF algorithm then despite the hight intrinsic delays, jitter is effectively reduced to few nanoseconds. It can be deduced that by properly controlling the timing of packets at buffers using the BMF techniques along with the proper scheduling and delay management techniques at the start of a transmission, jitter within the limits of fronthaul requirements can be achieved despite the high intrinsic delays. Hence, scheduling and buffering algorithms are promising and complementary solutions to deal with the unavoidable intrinsic delays and retain the jitter in CoE limits. Fig. 8 shows the jitter performance of the network topology depicted in Fig. 3 using the CDJM and BMF algorithms, where the first cluster of RRHs is transmitting 2 to 4 CPRI flows, the second cluster is generating 2 to 6 flows, and the third cluster is generating 2 to 8 flows simultaneously by selecting the line rates randomly from CPRI option 1 to 9. The second segment switches are (where the CDJM algorithm is programmed) aggregating and after scheduling transmitting the CoE packets to the second segment switches where 8 µs to 10 µs of intrinsic delays are inherited. The second segment switches are forwarding the packets to the third segment switches (where BMF algorithm is programmed) which are readjusting the inter-packet delays before forwarding the CoE packets to the BBU pool. The result shows that proposed algorithms retain the jitter within the limits despite increasing the numbers of flow combinations at the input of first segment switches. It can be seen that up to eight CPRI flows can be transmitted over a 10 Gbps Ethernet link without degrading the system performance using the CDJM and BMF algorithms together, at the cost of reduced slot sizes (i.e. LTS becomes 0.6 µs for more than 4 flows) as discussed in Section V. However, more than eight flows can be transmitted in CoE networks by increasing the channel capacity because other options such as further reduction of the LTS values (i.e. less than 0.6 µs) would limit the CoE transmissions to low line rates only. Fig. 9 shows the effect of different buffer sizes on the jitter performance. It can be observed that the jitter is high at the smaller sizes of buffer and jitter reduces with the increase of buffer sizes. This is because a small size buffer can hold fewer numbers of packets and in the case of high CPRI data rates, the ratio of packets losses is high which increases the delay variations and as a result jitter increases. At a large buffer size such as at 10 kB, jitter increases linearly with the traffic load. Thus, to retain the jitter within the limits of 65 ns for multiple flows, large buffer sizes (i.e. greater than 10 kB) are required at switches depending upon the CPRI line rates. However, the requirements of buffer sizes can be minimized by adapting the fast-forwarding and guaranteed-rate virtual circuit switched (GR-VCS) techniques [30] . Fig. 10 shows the end-to-end delays incurred by the CoE packets while traveling through the multi-hop fronthaul networks. Two test cases are considered to measure the end-toend delays based on Equation (1). In the first case, e2e delays are calculated using only the CDJM algorithm and in the second case, e2e delays are estimated along with the BMF buffering algorithm in the presence of intrinsic delays from 8 µs to 10 µs. The result shows that the e2e delays are comparatively small when the buffering algorithm is not involved but delay increases with the integration of buffering algorithm which is a complementary mechanism to minimize the jitter in CoE networks. The increment in delays due to buffering algorithm is because, a buffering algorithm at switches enforces the packets to stay in the queues, and dequeues the packets only at TTBP values instead of transmitting immediately upon arrival. This dequeuing mechanism increases the queuing delays and ultimately e2e delays. Therefore, the BMF algorithm requires a careful selection in TTBP values to retain the e2e delays within the limits otherwise, jitter can be tolerable even at large values of TTBP but e2e delays would be beyond the CPRI limits.
The experimental and simulation result shows that the intrinsic delays have a critical impact on the performance of CoE networks and even smaller values of intrinsic delay can aggravate the delays and jitter in such networks beyond the fronthaul limits. Hence, a practical CoE network cannot be designed without considering and mitigating the intrinsic delays. The existing QoS aware studies such as [23] considered the fair amount of intrinsic delays for implementing the CoE networks and topology was limited to a single switching network as well as jitter reduction was limited to low traffic loads. Moreover, the congestions due to non-multiple CPRI flows not only causes the intolerable jitter in the CoE networks but also wasted the scarce bandwidth resources. These limitations of existing techniques make them less suitable to address the practical challenges of fronthaul networks.
The proposed buffering management (BMF) and delay management (CDJM) algorithms are promising solutions to maintain the constant and predictable delay variations in CoE networks despite the accumulation of intrinsic delays at inter-mediate switches. With the proposed techniques together, several CPRI flows at guaranteed minimum end-toend delays and jitter values can be transported over the Ethernet link. Further, a persistent network performance for low, high, multiple and non-multiple CPRI flows can be achieved by adopting the generic mechanisms of slots assignment and buffering management. The limited Ethernet bandwidth is fairly utilized and systematically distributed among the traffic flows based on the line rates, CoE packet sizes, and data rates, which reduce the congestions and ultimately the bandwidth wastage. Moreover, the proposed network topology is fully scalable and permits multiple network operators to share and maintain the common infrastructure through the virtualizations techniques as envisioned in 5G cloud radio access networks.
VII. CONCLUSION
Delays and jitter are critical QoS parameters for carrying the time-sensitive CPRI traffic in next-generation fronthaul networks. Ethernet networks can be leveraging solutions to carry the CPRI traffic through fronthaul due to ubiquitous deployment and OAM capabilities. This paper presented the performance of CPRI over Ethernet networks in term of endto-end delays and jitter. The intrinsic delays including CPRI to Ethernet encapsulations, processing, queuing, transmission and propagation delays are measured for various Ethernet payload sizes and CPRI line rates. The experimental result shows that the intrinsic delays have a severe impact on the performance of CoE networks. The individual CPRI flows can be transported over an Ethernet link by satisfying the oneway delay requirements in the presence of the intrinsic delays but to maintain the jitter within the limits, packet queuing techniques are required at switches. However, delays and jitter vary in such networks based on the Ethernet packet sizes and CPRI line rates.
Furthermore, this study presented a network architecture and two transport algorithms to aggregate and transmit the multiple CPRI flows simultaneously over an Ethernet link of 10 Gbps at minimum latencies even in the presence of the high intrinsic delays. The result shows that for several CPRI flows, the proposed techniques retain the end-to-end delays and jitter within the fronthaul limits. In conclusion, the leveraging Ethernet networks can transport multiple CPRI traffic streams simultaneously at guaranteed QoS values by integrating the proposed transport techniques at intermediate switches with-out the need of hardware up-gradations.
